Cadence is hiring Verification Engineers for the Design IP R&D Team in Bangalore/Noida. Experience: 5 to 15 Years (Multiple openings) Mandatory Skills: - Strong SV/UVM/Testbench development skills - Working knowledge of PCIe/CXL protocol If interested, please share your updated profile to [email protected].